State of the art on high-level hardware description languages to generate VHDL or SystemVerilog, Jean Bruant

52 views   |   27:14   |   2019-04-11   |   0 likes / 0 dislikes

Watch video in Peertube.f-si.org Open in new tab

FSiC2019

Hosted on Peertube.f-si.org

Conference program: https://wiki.f-si.org/index.php/FSiC2019

Language English
Category Education
Licence Attribution - Non Commercial - No Derivatives
NSFW SFW